Introduction to Parallel GPU Computing

John Owens

Department of Electrical and Computer Engineering Institute for Data Analysis and Visualization University of California, Davis

Goals for this Hour

- Why GPU computing?
- Multi-GPU computing
- Single-GPU computing

"If you were plowing a field, which would you rather use? Two strong oxen or 1024 chickens?"

-Seymour Cray

Recent GPU Performance Trends

Historical Single-/Double-Precision Peak Compute Rates



What's new?

- Double precision
- Fast atomics
- Hardware cache
 & ECC
- (CUDA) debuggers
 & profilers





Intel ISCA Paper (June 2010)

Debunking the 100X GPU vs. CPU Myth: An Evaluation of Throughput Computing on CPU and GPU

Victor W Lee[†], Changkyu Kim[†], Jatin Chhugani[†], Michael Deisher[†], Daehyun Kim[†], Anthony D. Nguyen[†], Nadathur Satish[†], Mikhail Smelyanskiy[†], Srinivas Chennupaty^{*}, Per Hammarlund^{*}, Ronak Singhal^{*} and Pradeep Dubey[†]

victor.w.lee@intel.com

[†]Throughput Computing Lab, Intel Corporation

ABSTRACT

Recent advances in computing have led to an explosion in the amount of data being generated. Processing the ever-growing data in a timely manner has made throughput computing an important aspect for emerging applications. Our analysis of a set of important throughput computing kernels shows that there is an ample amount of parallelism in these kernels which makes them suitable for to*Intel Architecture Group, Intel Corporation

The past decade has seen a huge increase in digital content as more documents are being created in digital form than ever before. Moreover, the web has become the medium of choice for storing and delivering information such as stock market data, personal records, and news. Soon, the amount of digital data will exceed exabytes (10¹⁸) [31]. The massive amount of data makes storing, cataloging, processing, and retrieving information challenging.

Top-Level Results



CUDA Successes





[courtesy David Luebke, NVIDIA]

(c) 2010 NVIDIA Corporation



13 Dwarfs

- 1. Dense Linear Algebra
- 2. Sparse Linear Algebra
- 3. Spectral Methods
- 4. N-Body Methods
- 5. Structured Grids
- 6. Unstructured Grids
- 7. MapReduce

- 8. Combinational Logic
- 9. Graph Traversal
- 10. Dynamic Programming
- 11. Backtrack and Branch-and-Bound
- 12. Graphical Models
- 13. Finite State Machines

13 Dwarfs

- 1. Dense Linear Algebra
- 2. Sparse Linear Algebra
- 3. Spectral Methods
- 4. N-Body Methods
- 5. Structured Grids
- 6. Unstructured Grids
- 7. MapReduce

- 8. Combinational Logic
- 9. Graph Traversal
- 10. Dynamic Programming
- 11. Backtrack and Branch-and-Bound
- 12. Graphical Models
- 13. Finite State Machines















Mellanox GPUDirect



Fast & Flexible Communication



- CPUs are good at creating & manipulating data structures?
- GPUs are good at accessing & updating data structures?

http://www.watch.impress.co.jp/game/docs/20060329/3dps303.jpg

Structuring CPU-GPU Programs



Structuring Multi-GPU Programs



Structuring Multi-GPU Programs



Want to run on GPU:

- if (foo == true) {
 GPU[x][bar] = baz;
- } else {
 bar = GPU[y][baz];

Structuring Multi-GPU Programs



Want to run on GPU:

- if (foo == true) {
 GPU[x][bar] = baz;
- } else {
 bar = CDUEvlEba

```
bar = GPU[y][baz];
```

Instead, *GPU as slave*. Goal: GPU as first-class citizen.

Our Research Program

Programming Models

Abstractions

Example

- Abstraction: GPU initiates network send
- Problems:
 - GPU can't communicate with NI
 - GPU signals CPU

Programming Models

Abstractions

Example

- Abstraction: GPU initiates network send
- Solution:
 - CPU allocates
 "mailbox" in GPU mem
 - GPU sets mailbox to initiate network send
 - CPU polls mailbox

Programming Models

Abstractions

Example

Take-home: Abstraction does not change even if underlying mechanisms change

- Abstraction: GPU initiates network send
- Solution:
 - CPU allocates
 "mailbox" in GPU mem
 - GPU sets mailbox to initiate network send
 - CPU polls mailbox

Programming Models

Abstractions

DCGN: MPI-Like Programming Model

- Distributed Computing for GPU Networks (DCGN, pronounced decagon)
 - MPI-like interface
- Allows communication between all CPUs and GPUs in system
 - Allow GPU to source/sink communication
 - Multithreaded communication via MPI
 - Both synchronous and asynchronous (<- overlap!)
 - Collectives
 - Multiplex MPI addresses ("slots")

Architecture



MapReduce: Keys to Performance

- Process data in chunks
 - More efficient transmission & computation
 - Also allows out of core
- Overlap computation and communication
- Accumulate
- Partial Reduce



Why is data-parallel computing fast?

- The GPU is specialized for compute-intensive, highly parallel computation (exactly what graphics rendering is about)
 - So, more transistors can be devoted to data processing rather than data caching and flow control



Programming Model: A Massively Multi-threaded Processor

- Move data-parallel application portions to the GPU
- Differences between GPU and CPU threads
 - Lightweight threads
 - GPU supports 1000s of threads
- Today:
 - GPU hardware
 - CUDA programming environment



Big Idea #1

- One thread per data element.
- Doesn't this mean that large problems will have millions of threads?

Big Idea #2

- Write one program.
- That program runs on ALL threads in parallel.
- NVIDIA's terminology here is "SIMT": single-instruction, multiple-thread.
 - Roughly: SIMD means many threads run in lockstep; SIMT means that some divergence is allowed and handled by the hardware

CUDA Kernels and Threads

- Parallel portions of an application are executed on the device as kernels
 Definitions:
 - One SIMT kernel is executed at a time
 - Many threads execute each kernel
- Differences between CUDA and CPU threads
 - CUDA threads are extremely lightweight
 - Very little creation overhead
 - Instant switching
 - CUDA *must* use 1000s of threads to achieve efficiency
 - Multi-core CPUs can use only a few

Definitions: *Device =* GPU; *Host* = CPU *Kernel* = function that runs on the device

SM Multithreaded Multiprocessor

This figure is 1 generation old

MT IU nareo lemor

- Each SM runs a *block* of threads
- SM has 8 SP Thread Processors
 - 32 GFLOPS peak at 1.35 GHz
 - IEEE 754 32-bit floating point
- Scalar ISA
 - Up to 768 threads, hardware multithreaded
 - 16KB Shared Memory
 - Concurrent threads share data
 - Low latency load/store

GPU Computing (G80 GPUs)

- Processors execute computing threads
- Thread Execution Manager issues threads

Host

- 128 Thread Processors
- Parallel Data Cache accelerates processing



NVIDIA Fermi



Flexibility

- Increased Shared Memory from 16 KB to 64 KB
- Added L1 and L2 Caches
- ECC on all Internal and External Memories
- Enable up to 1 TeraByte of GPU Memories
- High Speed GDDR5 Memory Interface

Usability

- Multiple Simultaneous Tasks on GPU
- 10x Faster Atomic Operations
- C++ Support
- System Calls, printf support

Slide courtesy NVIDIA, image from http://images.anandtech.com/ reviews/video/NVIDIA/GTX460/fullGF100.jpg



Big Idea #3

- Latency hiding.
 - It takes a long time to go to memory.
 - So while one set of threads is waiting for memory ...
 - ... run another set of threads during the wait.
 - In practice, 32 threads run in a "warp" and an efficient program usually has 128–256 threads in a block.

HW Goal: Scalability

- Scalable execution
 - Program must be insensitive to the number of cores
 - Write one program for any number of SM cores
 - Program runs on any size GPU without recompiling

- Hierarchical execution model
 - Decompose problem into sequential steps (kernels)
 - Decompose kernel into computing parallel blocks
 - Decompose block into computing parallel threads



• Hardware distributes *independent* blocks to SMs as available

Scaling the Architecture

- Same program
- Scalable performance





CUDA Software Development Kit

CUDA Optimized Libraries: math.h, FFT, BLAS, ...

Integrated CPU + GPU C Source Code

NVIDIA C Compiler

Debugger

Profiler

NVIDIA Assembly for Computing (PTX)

CUDA

Driver

CPU Host Code

Standard C Compiler



CPU

Compiling CUDA for GPUs



Programming Model (SPMD + SIMD): Thread Batching

- A kernel is executed as a grid of thread blocks
- A thread block is a batch of threads that can cooperate with each other by:
 - Efficiently sharing data through shared memory
 - Synchronizing their execution
 - For hazard-free shared memory accesses
- Two threads from two different blocks cannot cooperate
 - Blocks are *independent*



Blocks must be independent

- Any possible interleaving of blocks should be valid
 - presumed to run to completion without pre-emption
 - can run in any order
 - can run concurrently OR sequentially
- Blocks may coordinate but not synchronize
 - shared queue pointer: OK
 - shared lock: BAD ... can easily deadlock
- Independence requirement gives *scalability*

Big Idea #4

- Organization into independent blocks allows scalability / different hardware instantiations
 - If you organize your kernels to run over many blocks ...
 - ... the same code will be efficient on hardware that runs one block at once and on hardware that runs many blocks at once

CUDA: Programming GPU in C

- Philosophy: provide minimal set of extensions necessary to expose power
- Declaration specifiers to indicate where things live

__global___void KernelFunc(...); // kernel callable from host __device___void DeviceFunc(...); // function callable on device __device___int GlobalVar; // variable in device memory __shared___int SharedVar; // shared within thread block

- Extend function invocation syntax for parallel kernel launch
 KernelFunc<<<500, 128>>>(...); // launch 500 blocks w/ 128 threads each
- Special variables for thread identification in kernels
 dim3 threadIdx; dim3 blockIdx; dim3 blockDim; dim3 gridDim;
- Intrinsics that expose specific operations in kernel code
 _____syncthreads(); // barrier synchronization within kernel

- Compute vector sum C = A+B means:
- n = length(C)
- for i = o to n-1:
 - C[i] = A[i] + B[i]
- So C[o] = A[o] + B[o], C[1] = A[1] + B[1], etc.

```
// Compute vector sum C = A+B
                                                  Device Code
// Each thread performs one pair-wise addition
 global void vecAdd(float* A, float* B, float* C)
{
    int i = threadIdx.x + blockDim.x * blockIdx.x;
   C[i] = A[i] + B[i];
}
int main()
{
    // Run N/256 blocks of 256 threads each
    vecAdd<<< N/256, 256>>>(d A, d B, d C);
```

}









{

}

// Run N/256 blocks of 256 threads each
vecAdd<<< N/256, 256>>>(d_A, d_B, d_C);

```
// Compute vector sum C = A+B
                                                  Device Code
// Each thread performs one pair-wise addition
 global void vecAdd(float* A, float* B, float* C)
{
    int i = threadIdx.x + blockDim.x * blockIdx.x;
   C[i] = A[i] + B[i];
}
int main()
{
    // Run N/256 blocks of 256 threads each
    vecAdd<<< N/256, 256>>>(d A, d B, d C);
```

}

```
// Compute vector sum C = A+B
// Each thread performs one pair-wise addition
 global void vecAdd(float* A, float* B, float* C)
{
    int i = threadIdx.x + blockDim.x * blockIdx.x;
   C[i] = A[i] + B[i];
}
                                                    Host Code
int main()
{
    // Run N/256 blocks of 256 threads each
    vecAdd<<< N/256, 256>>>(d A, d B, d C);
```

}

Synchronization of blocks

• Threads within block may synchronize with *barriers*

- Blocks *coordinate* via atomic memory operations
 - e.g., increment shared queue pointer with *atomicInc()*
- Implicit barrier between *dependent kernels*

vec_minus<<<nblocks, blksize>>>(a, b, c); vec_dot<<<nblocks, blksize>>>(c, c);

CUDA: Runtime support

• Explicit memory allocation returns pointers to GPU memory

```
cudaMalloc(), cudaFree()
```

• Explicit memory copy for host ↔ device, device ↔ device

cudaMemcpy(), cudaMemcpy2D(),...

• Texture management

cudaBindTexture(), cudaBindTextureToArray(),...

• OpenGL & DirectX interoperability

cudaGLMapBufferObject(), cudaD3D9MapVertexBuffer(),...

- // Compute vector sum C = A+B
- // Each thread performs one pair-wise addition

```
__global___ void vecAdd(float* A, float* B, float* C) {
```

```
int i = threadIdx.x + blockDim.x * blockIdx.x;
```

```
C[i] = A[i] + B[i];
```

}

}

int main() {

// Run N/256 blocks of 256 threads each
vecAdd<<< N/256, 256>>>(d_A, d_B, d_C);

// allocate and initialize host (CPU) memory

float $h_A = \dots$, $h_B = \dots$;

// allocate device (GPU) memory

float *d_A, *d_B, *d_C;

cudaMalloc((void**) &d_A, N * sizeof(float)); cudaMalloc((void**) &d_B, N * sizeof(float)); cudaMalloc((void**) &d_C, N * sizeof(float)); // copy host memory to device cudaMemcpy(d_A, h_A, N * sizeof(float), cudaMemcpyHostToDevice)); cudaMemcpy(d_B, h_B, N * sizeof(float), cudaMemcpyHostToDevice));

// allocate and initialize host (CPU) memory

float $*h_A = ..., *h_B = ...;$

// allocate device (GPU) memory

float *d_A, *d_B, *d_C;

cudaMalloc((void**)	&d_A,	N	*	<pre>sizeof(float));</pre>
cudaMalloc((void**)	&d_B,	N	*	<pre>sizeof(float));</pre>
cudaMalloc((void**)	&d_C,	N	*	<pre>sizeof(float));</pre>

// copy host memory to device

cudaMemcpy(d_A, h_A, N * sizeof(float), cudaMemcpyHostToDevice)); cudaMemcpy(d_B, h_B, N * sizeof(float), cudaMemcpyHostToDevice));

// allocate and initialize host (CPU) memory

float $*h_A = ..., *h_B = ...;$

// allocate device (GPU) memory

float *d_A, *d_B, *d_C;

cudaMalloc((void**) &d_A, N * sizeof(float)); cudaMalloc((void**) &d_B, N * sizeof(float)); cudaMalloc((void**) &d_C, N * sizeof(float)); // copy host memory to device cudaMemcpy(d_A, h_A, N * sizeof(float), cudaMemcpyHostToDevice)); cudaMemcpy(d_B, h_B, N * sizeof(float), cudaMemcpyHostToDevice));

// allocate and initialize host (CPU) memory

float $*h_A = ..., *h_B = ...;$

// allocate device (GPU) memory

float *d_A, *d_B, *d_C;

cudaMalloc((void**) &d_A, N * sizeof(float)); cudaMalloc((void**) &d_B, N * sizeof(float)); cudaMalloc((void**) &d_C, N * sizeof(float)); // copy host memory to device cudaMemcpy(d_A, h_A, N * sizeof(float), cudaMemcpyHostToDevice)); cudaMemcpy(d_B, h_B, N * sizeof(float), cudaMemcpyHostToDevice));

Basic Efficiency Rules

- Develop algorithms with a data parallel mindset
- Minimize divergence of execution within blocks
- Maximize locality of global memory accesses
- Exploit per-block shared memory as scratchpad
- Expose enough parallelism

Summing Up

• Four big ideas:

One thread per data element

Write one program, runs on all threads

Hide latency by switching to different work

Independent blocks allow scalability

• Three key abstractions:

hierarchy of parallel threads

corresponding levels of synchronization

corresponding memory spaces

GPU Computing Challenges

- Addressing other dwarfs
- Sparseness & adaptivity
- Scalability: Multi-GPU algorithms and data structures
- Heterogeneity (Fusion/Knight's Corner architectures)
- Irregularity
- Incremental data structures
- Abstract models of GPU computation

Thanks to ...

- David Luebke and Rich Vuduc for slides
- NVIDIA for hardware donations; Argonne and University of Illinois / NCSA for cluster access
- Funding agencies: Department of Energy (SciDAC Institute for Ultrascale Visualization, Early Career Principal Investigator Award), NSF, LANL, BMW, NVIDIA, HP, Intel, UC MICRO, Microsoft, ChevronTexaco, Rambus