

# **Modeling and Tuning Parallel Performance in Dense Linear Algebra**

**Initial Experiences with the Tile QR Factorization on a Multi-Core System**

**CScADS Workshop on Automatic Tuning for Petascale Systems**

**Snowbird, Utah, 7/9/2008**

**presented by Jakub Kurzak  
University of Tennessee**

# **Proposition:**

**Today's autotuning work does not address the challenges of petascale  
(in the context of dense linear algebra).**

**What challenges need to be addressed?**

Deemphasize **weak** scaling (isoscaling)  
Emphasize **strong** scaling

# Tuning Tile QR Factorization

---

## Topics:

- ◆ Challenging existing performance models
- ◆ The tile QR algorithm
  - ◆ Tile algorithm versus block algorithm
- ◆ Modeling the main kernel
  - ◆ Tuning performance of the \_SSRFB kernel
- ◆ Modeling the tile QR factorization
  - ◆ Tuning parallel granularity of the tile QR factorization

# ScaLAPACK Performance Model

---

$$T(N, P) = \frac{C_f N^3}{P} t_f + \frac{C_v N^2}{\sqrt{P}} t_v + \frac{C_m N}{NB} t_m$$

FLOPs

bandwidth

latency

## Assumptions:

- ◆ Flop/s rate is constant
- ◆ Load is balanced

# Challenging ScaLAPACK Model

---


## Hypothesis:

- ◆ Flop/s rate is not constant
- ◆ Load imbalance matters
  
- ◆ Coarse granularity gives high Flop/s rate per core
- ◆ Fine granularity produces high level of parallelism  
(good load balance)
  
- ◆ Use granularity to trade one for the other


# Block QR Factorization (LAPACK)

---

- ◆ Panel factorization




- ◆ Trailing submatrix update





# Tile QR Factorization (PLASMA)




- ◆ Panel factorization






- ◆ Trailing Submatrix Update



$\uparrow$   $N$   
 $\downarrow$




$\uparrow$   $NB$   
 $\downarrow$




$$BB = N / NB$$

# Tile QR Factorization DAG



# Performance Critical Kernel (\_SSRFB)

- ◆ Matrix-Multiply-like kernel



- ◆ Level 2 BLAS
- ◆ Memory-bound
- ◆ No extra FLOPs
- ◆ Level 3 BLAS
- ◆ Compute-bound
- ◆ 25% extra FLOPs

# Comments on Methodology

---


Let's not measure noise

Rely on:


- ◆ Block Data Layout
- ◆ Warm caches / TLBs
- ◆ Huge TLB pages
- ◆ Best performance over multiple runs
  - ◆ (although small variation due to the bullets above)
- ◆ Static (pipelined) schedule
  - ◆ For this (initial) experiment only
  - ◆ Dynamic scheduling to be used ever after

# Warm Cache / Cold Cache

---




# DSSRFB Kernel Performance



- ◆ IB – constant
- ◆ NB – the larger, the better

# DSSRFB Kernel Performance



- ◆ NB – constant
- ◆ IB – ???



**Modeling & Tuning**

# DSSRFB Kernel Performance

$$\frac{(NB^3)}{(NB^3) + (IB \times NB^2) + \left(\frac{NB^3}{IB}\right) + (NB^2)}$$

basic  
FLOPs

extra  
FLOPs


basic  
mem

extra  
mem

$$a/(1+b*\frac{y}{x}+\frac{c}{y}+\frac{d}{x})$$

Parameters: a, b, c, d  
x = NB  
y = IB

# DSSRFB Performance Model



$$a = 9.59$$

$$b = 0.24$$


$$c = 3.77$$

$$d = 21.40$$

peak = 9.6 [Gflop/s]

error = 0.18 %  
(of peak estimate)


# DSSRFB Performance Model



- ◆ < 1% error – 70 % samples
- ◆ < 2% error – 90 % samples


# Tile QR Parallel Performance

Tile QR -- Intel Xeon 2.4 GHz  
one socket quad-core (4 cores)




# Tile QR Parallel Performance

Tile QR -- Intel Xeon 2.4 GHz  
dual-socket quad-core (8 cores)




# Tile QR Parallel Performance

Tile QR -- Intel Xeon 2.4 GHz  
quad-socket quad-core (16 cores)




# Tile QR Parallel Performance

Tile QR -- Intel Xeon 2.4 GHz  
quad-socket quad-core (16 cores)





# Tile QR Parallel Performance

Tile QR -- Intel Xeon 2.4 GHz  
quad-socket quad-core (16 cores)



- ◆ No “one size fits all”
- ◆ “Blind” choice can give catastrophic effects


# Tile QR Parallel Performance




For smaller problems finer granularity allows to exploit higher degree of parallelism at the price of small per-core performance drop.

# Tile QR Performance Tuning


Tile QR -- Intel Xeon 2.4 GHz  
two sockets quad-core (8 cores)



Tile QR -- Intel Xeon 2.4 GHz  
quad-socket quad-core (16 cores)




Tile QR -- Intel Xeon 2.4 GHz  
one socket quad-core (4 cores)



NB = f (problem\_size, #cores)  
IB = f (NB)

|      | 4   | 8   | 16  |
|------|-----|-----|-----|
| 250  | 60  | 60  | 60  |
| 500  | 60  | 60  | 60  |
| 750  | 120 | 60  | 60  |
| 1000 | 120 | 120 | 60  |
| 1250 | 120 | 120 | 120 |
| 1500 | 180 | 120 | 120 |
| 1750 | 180 | 120 | 120 |
| 2000 | 180 | 120 | 120 |
| 2250 | 180 | 180 | 120 |
| 2500 | 180 | 180 | 120 |
| 2750 | 180 | 180 | 120 |
| 3000 | 240 | 180 | 120 |
| 3250 | 240 | 180 | 180 |
| 3500 | 240 | 180 | 180 |
| 3750 | 240 | 180 | 180 |
| 4000 | 240 | 180 | 180 |
| 4250 | 240 | 240 | 180 |
| 4500 | 240 | 240 | 180 |
| 4750 | 240 | 240 | 180 |
| 5000 | 240 | 240 | 180 |
| 5250 | 240 | 240 | 180 |
| 5500 | 240 | 240 | 180 |
| 5750 | 240 | 240 | 180 |

# Modeling Load Imbalance



# Tile QR Parallel Performance Model

$$\frac{(NB^3)}{(BB^3 NB^2) + (P \times BB^2 NB^2) + (P \times N \times NB^2)}$$

## No data affinity:


- ◆ Each tile operation causes a P2P communication
- ◆ Each panel operation causes a broadcast to P destinations

$$\frac{P \times dssrb(NB, IB)}{1 + \frac{a}{x} + \frac{b \times P}{y} + c \times P \times \left(\frac{x}{y}\right)^{2.5}}$$

Parameters: a, b, c, d  
x = NB  
y = N

# Block QR Factorization


---



4 cores

# Block QR Factorization

---




8 cores

# Block QR Factorization

---

16 cores




# Block QR Factorization

---

## Parallel Tile QR Model Accuracy

### Distribution of Relative Error



# Conclusions

---

- ◆ Performance of new, tile, algorithms is easier to model
  - ◆ Many adverse effects minimized (e.g. cache misses)
- ◆ Performance of the parallel algorithm can be derived from the performance of the most critical kernel
- ◆ Strong scaling matters
  - ◆ Load imbalance needs to be taken into account
- ◆ Sequential performance can be traded for parallelism

# Side Note on SIMD Kernels

---

```
void spe_tile_sssrfb(float *V2, float *T, float *C1, float *C2)
{
    int i, j, m, n, k;
    float W[4*64];

    for (j = 0; j < 64; j+=4)
    {
        for (i = 0; i < 4*64; i++)
            W[i] = C1[j*64+i];

        for (m = 0; m < 4; m++)
            for (n = 0; n < 64; n++)
                for (k = 0; k < 64; k++)
                    W[m*64+n] += (V2[j+k*64+m] * C2[k*64+n]);

        for (m = 3; m >= 0; m--)
            for (n = 0; n < 64; n++)
            {
                float temp = 0.0;

                for (k = 0; k <= m; k++)
                    temp += T[j*64+j + k*64+m] * W[k*64+n];

                W[m*64+n] = temp;
            }

        for (m = 0; m < 64; m++)
            for (n = 0; n < 64; n++)
                for (k = 0; k < 4; k++)
                    C2[m*64+n] -= (V2[j+k+m*64] * W[k*64+n]);

        for (m = 0; m < 4; m++)
            for (n = 0; n < 64; n++)
                C1[m*64+j*64+n] -= W[m*64+n];
    }
}
```



- ◆ 1,600 LOC in C
- ◆ 2,200 LOC in ASM
- ◆ 1 – 3 person / months

## Rethink SIMD'zation:

- ◆ Why not use supercomputer power ?  
(I really don't mind compiling it for a week  
on a rack of Blue Gene)